

# LZ2414J

1/4 type B/W CCD Area Sensor for EIA


## DESCRIPTION

LZ2414J is a 1/4-type (4.5 mm) solid-state image sensor that consists of PN photo-diodes and CCDS (charge-coupled devices). Having approximately 270000 pixels (horizontal 542 X vertical 492), the sensor provides a high resolution stable B/W image.


## FEATURES

- Number of pixels : 512 (H) X 492 (V)
- Pixel pitch :  $7.2 \mu\text{m}$  (H)  $\times 5.6 \mu\text{m}$  (V)
- Number of optical black pixels  
: Horizontal; front 2 and rear 28
- Low fixed pattern noise and lag
- No burn-in and no image distortion
- Blooming suppression structure
- Built-in output amplifier
- Variable electronic shutter (1/60 to 1/10 000 s)
- Compatible with EIA standard
- Package : 16-pin SDIP[CERDIP](WDIP016-N-0500B)

## PIN CONNECTIONS



## BLOCK DIAGRAM



**PIN DESCRIPTION**

SYMBOL	PIN NAME
RD	Reset transistor drain
OD	Output transistor drain
Os	Video output
$\phi_{RS}$	Reset transistor clock
$\phi_{V1}, \phi_{V2}, \phi_{V3}, \phi_{V4}$	Vertical shift register clock
$\phi_{H1}, \phi_{H2}$	Horizontal shift register clock
OFD	Overflow drain
PW	P type well
GND	Ground
NC1, NC2, NC3	No connection

**ABSOLUTE MAXIMUM RATINGS**

(Ta = 25°C)

PARAMETER	SYMBOL	RATING	UNIT
Output transistor drain voltage	V <sub>OD</sub>	0 to +18	V
Reset drain voltage	V <sub>RD</sub>	0 to +18	V
Overflow drain voltage	V <sub>OFD</sub>	0 to +55	V
Reset gate clock voltage	V <sub><math>\phi</math>RS</sub>	-0.3 to +18	V
Vertical shift register clock voltage	V <sub><math>\phi</math>V</sub>	-9.0 to +18	V
Horizontal shift register clock voltage	V <sub><math>\phi</math>H</sub>	-0.3 to +18	V
Voltage difference between PW and vertical clink	V <sub>PW</sub> - V <sub><math>\phi</math>V</sub>	-28 to 0	V
Storage temperature	T <sub>stg</sub>	-20 to +80	°C
Operating ambient temperature	T <sub>opr</sub>	-20 to +70	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Operating ambient temperature		Topr		25.0		°C	
Output transistor drain voltage		V <sub>OD</sub>	14.5	15.0	16.0	V	
Reset transistor drain voltage		V <sub>RD</sub>		V <sub>OO</sub>		V	
Overflow drain voltage	When DC is applied	V <sub>OVD</sub>	5.0		19.0	V	1
	When pulse is applied p-p level	V <sub>φOVD</sub>	23.0			V	2
Ground		GND		0.0		V	
P-well voltage		V <sub>PW</sub>	-10.0		V <sub>4VL</sub>	V	
Vertical shift register clock	LOW level	V <sub>φV1L</sub> , V <sub>φV3L</sub> V <sub>φV2L</sub> , V <sub>φV4L</sub>	-8.5	-8.0	-7.5	V	
	INTERMEDIATE level	V <sub>φV1I</sub> , V <sub>φV3I</sub> V <sub>φV2I</sub> , V <sub>φV4I</sub>		0.0		V	
	HIGH level	V <sub>φV1H</sub> , V <sub>φV3H</sub>	17.0	17.5	18.0	V	
Horizontal shift resistor clock	LOW level	V <sub>φH1L</sub> , V <sub>φH2L</sub>	-0.05	0.0	0.05	V	
	HIGH level	V <sub>φH1H</sub> , V <sub>φH2H</sub>	4.7	5.0	6.0	V	
Reset gate clock	LOW level	V <sub>φRSL</sub>	0.0		V <sub>OD</sub> -13.0	V	
	HIGH level	V <sub>φRSH</sub>	V <sub>OD</sub> -8.5		10.0	V	
Vertical shift register clock frequency		f <sub>φV1</sub> , f <sub>φV2</sub> f <sub>φV3</sub> , f <sub>φV4</sub>		15.73		kHz	
Horizontal shift register clock frequency		f <sub>φH1</sub> , f <sub>φH2</sub>		9.53		MHz	
Reset gate clock frequency		f <sub>φRS</sub>		9.53		MHz	

\* Connect NC<sub>1</sub>, NC<sub>2</sub> and NC<sub>3</sub> to GND directly or through a capacitor larger than 0.047 μF

## NOTES :

1. When DC voltage is applied, shutter speed is 1/W seconds.
2. When pulse is applied, shutter speed is less than 1/~ seconds.

**ELECTRICAL CHARACTERISTICS (Drive method : Field Accumulation)**

(Ta= 25°C, Operating conditions : typical values for the recommended operating conditions, Color temperature of light source : 3200 K / IR cut-off filter (CM-500, 1 mmt))

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Standard output voltage	Vo		150		mV	2
Photo response non-uniformity	PRNU			15	0/0	3, 4
Saturation output voltage	Vsat	700			mV	3, 5
Dark output voltage	Vdark		0.5	3.0	mV	1, 6
Dark signal non-uniformity	DSNU		0.5	2.0	mV	1, 3, 7
Sensitivity	R	250	350		mV	8
Smear ratio	SMR		- 80	- 72	dB	9, 10
Image lag	AI			1.0	%	11
Blooming suppression ratio	ABL	1000				9, 12
Output transistor drain current	I <sub>OD</sub>		4,0	8.0	mA	
Output impedance	R <sub>O</sub>		350		Ω	


**NOTES :**

- 1 Ta : +60°C
- 2 The average output voltage under the uniform illumination. The standard exposure condition is defined when Vo is 150 mV.
- 3 The image area is divided into 10x 10 segments. The segment's voltage is the average output voltage of all the pixels within the segment.
- 4 PRNU is defined by  $(V_{max} - V_{min})/V_o$ , where V<sub>max</sub> and V<sub>min</sub> are the maximum and the minimum values of each segment's voltage respectively, under the standard exposure condition.
- 5 The minimum segment's voltage under 10 times exposure of the standard exposure condition.
- 6 The average output voltage under the non-exposure condition.
- 7 DSNU is defined by  $(V_{dmax} - V_{dmin})$ , where V<sub>dmax</sub> and

V<sub>dmin</sub> are the maximum and the minimum values of each segment's voltage respectively, under the non-exposure condition.


- 8 The average output voltage when a 1 000 lux light source with a 90% reflector is imaged with a lens at F4, f50 mm.
- 9 The sensor is exposed only in the central area of V/I O square, where V is the vertical image size.
- 10 SMR is defined by the ratio of the smear voltage detected during the vertical blanking period to the maximum output voltage in the V/10 square, with a lens at F4.
- 11 The sensor is exposed at the exposure level corresponding to the standard condition. AI is defined by the ratio of the lag voltage measured at the 1st field during the non-exposure period to the standard output voltage.
- 12 ABL is defined by the ratio of the exposure at the standard condition to the exposure at a point where a blooming is observed.

## PIXEL STRUCTURE




2 CCD AREA SENSORS


## SPECTRAL RESPONSE EXAMPLE



## TIMING DIAGRAM EXAMPLE




## HORIZONTAL TRANSFER TIMING




## READOUT TIMING

## (ODD FIELD)



## (EVEN FIELD)



## SYSTEM CONFIGURATION EXAMPLE

